基于FPGA的多相滤波器设计_测控专业.doc

  • 需要金币1000 个金币
  • 资料目录论文助手 > 论文题目 > 科学发展 >
  • 转换比率:金钱 X 10=金币数量, 例100元=1000金币
  • 论文格式:Word格式(*.doc)
  • 更新时间:2014-01-20
  • 论文字数:13267
  • 课题出处:(姐妹花)提供原创资料
  • 资料包括:完整论文

支付并下载

摘要:在现代电子系统中,诸如通讯、视频和图像处理等系统中都要求对信号处理要有实时性和灵活性,而现有的DSP处理器难以同时达到这两方面的要求。随着可编程逻辑器件和EDA技术的发展,FPGA在性能、成本、灵活性和功耗等方面的优势都突显出来,基于FPGA的信号处理器已广泛应用于各种信号处理领域。

   本文首先分析了IIR数字滤波器的原理及设计方法,接下来介绍了FPGA的相关理论知识。在相关理论知识熟悉的前提下,通过QUARTUSⅡ的设计平台,采用自顶向下的模块化设计思想将整个IIR数字滤波器分为:时序控制、延时、补码乘加和累加四个功能模块。分别对各模块采用VHDL进行描述后,进行了仿真和综合。最后对IIR数字滤波器进行了仿真与分析,结果表明,本课题所设计的IIR数字滤波器运算速度较快,系数改变灵活,有较好的参考价值。

关键词:电子设计自动化 IIR数字滤波器 现场可编程门阵列 硬件描述语言

 

ABSTRACT:In modern electronic systems, such as communications, video and image processing in the system require has a real-time signal processing and flexibility, while the existing DSP processor is difficult to meet both requirements. With the development of programmable logic devices and EDA technology, FPGA in such aspects as performance, cost, flexibility and power advantages are highlighted, signal processor based on FPGA has been widely used in all kinds of signal processing field. 

   Firstly,this paper analyzes the principle and the design of IIR digital filter method, then introduces the FPGA relevant theoretical knowledge. In the related theoretical knowledge under the premise of familiar, by QUARTUS Ⅱ design platform, adopting the top-down modular design thought the IIR digital filter can be divided into: sequential control, time delay, complement multiply and accumulate four function module. Separately for each module is described, using VHDL simulation and synthesis. Finally has carried on the simulation and analysis of IIR digital filter, the result shows that this topic designed IIR digital filter arithmetic speed faster, flexible coefficient change, has good reference value. 

Key words: Electronic design automation、 IIR digital filter 、field programmable gate array (fpga)、 hardware description language

 


支付并下载

提示:本站支持手机(IOS,Android)下载论文,如果手机下载不知道存哪或打不开,可以用电脑下载,不会重复扣费