基于FPGA的单周期CPU设计_计算机科学与技术.doc

  • 需要金币1000 个金币
  • 资料目录论文助手 > 高校设计 > 计算机信息 >
  • 转换比率:金钱 X 10=金币数量, 例100元=1000金币
  • 论文格式:Word格式(*.doc)
  • 更新时间:2013-10-06
  • 论文字数:9809
  • 课题出处:(学大教育)提供原创资料
  • 资料包括:完整论文

支付并下载

摘要:本课题利用Verilog硬件描述语言在由Altera公司开发的QUARTUS II平台上,设计并实现一个基于FPGA的单周期CPU。该CPU能够实现MIPS指令系统中的11条代表性指令,这11条MIPS指令集选取了R型,I型,J型三种类型指令,既有算术/逻辑运算指令,又有取数/存数指令;既有条件转移指令,又有无条件转移指令;既有需要考虑溢出判断的指令,又有无需考虑溢出的指令;既有对带符号数判断大小的指令,又有对无符号数判断大小的指令,基本涵盖了所有指令的基本实现技术,因此非常具有代表性。

   在设计过程中,本课题采用了自上而下的模块化设计思路,根据cpu指令执行过程中相关部件的逻辑算术功能进行了数据通路和控制部件的设计。并就各部件的功能编写了相关代码使得指令在运行过程中,各部件能各司其职,正确执行。

   最后,本课题还选用powerbuilder制作了该单周期CPU设计过程的展示软件。

关键词:单周期CPU、 verilog HDL语言、 MIPS指令集、 Powerbuilder

 

Abstract:On the basis of QUARTUS II which is developed by Altera, this subject is the design and implementation of a FPGA-based single-cycle CPU, using Verilog hardware description language. This CPU can achieve 11 representative instructions of the MIPS instruction set. The 11 MIPS instruction set selected three types of instruction—R-type, I-type and J-type. It contained the arithmetic / logic operation instruction as well as the load/poke instruction; the conditional transfer instruction as well as the unconditional transfer instruction; the overflow considered instruction as well as the overflow unconsidered instruction; and the instruction to judge signed numbers as well as the instruction to judge unsigned numbers. It is representative for it covering all the basic implementation technology instructions.     In the design process, the subject adopts a top-down design idea in modules and designs the data path and control unit according to the logical arithmetic function of related components during the CPU command execution. Relevant codes have been written based on the function of each part to make sure the components can perform their duties correctly in the operation process. Finally, the project selected powerbuilder to design the software to display the design procedure of the single-cycle CPU.

Key words: single-cycle CPU 、verilog HDL language、MIPS instruction set、Powerbuilder

 

   本课题是在QUARTUS II的平台上运用verilog语言,以实现MIPS指令系统中具有代表性的11条MIPS指令为目的,设计并实现的单周期cpu。

   在完成这份课题的时间里。在指导老师的悉心指导和同小组成员的帮助之下,我通过认真学习材料,积极动手实践,最终成功的完成了任务。

在这一段简单而又充实的时间里,我受益良多,起初对于cpu的知识知之甚少,对于QUARTUSII更是一无所知,从开始就产生了很大的畏难情绪。但是通过指导老师的悉心讲解与指导,我渐渐对MIPS常用的指令系统,单周期CPU的工作原理与逻辑功能实现有了较深的认识。并完成了任务。

 


支付并下载

提示:本站支持手机(IOS,Android)下载论文,如果手机下载不知道存哪或打不开,可以用电脑下载,不会重复扣费